<?xml version="1.0" encoding="utf-8"?><!DOCTYPE Zthes SYSTEM "http://zthes.z3950.org/schema/zthes-1.0.dtd">  <Zthes><term><termId>12696</termId><termName>DISEÑO LOGICO</termName><termType>PT</termType><termLanguage>es-ES</termLanguage><termVocabulary>TESAURO DE MATERIAS DE SERBIULA</termVocabulary>	<termStatus>active</termStatus>	<termApproval>approved</termApproval>	<termSortkey>DISEÑO LOGICO</termSortkey><termCreatedDate>DISEÑO LOGICO</termCreatedDate><termModifiedDate>2015-02-05 06:06:45</termModifiedDate><relation><relationType>UF</relationType><termId>34168</termId><termName>Diseño de sistemas lógicos</termName><termType>ND</termType></relation><relation><relationType>BT</relationType><termId>372</termId><termName>TEORIA DE LA CONMUTACION</termName><termType>PT</termType></relation><relation><relationType>BT</relationType><termId>3970</termId><termName>TEORIA DE LAS MAQUINAS</termName><termType>PT</termType></relation><relation><relationType>BT</relationType><termId>12695</termId><termName>DISEÑO DE CIRCUITOS ELECTRONICOS</termName><termType>PT</termType></relation><relation><relationType>BT</relationType><termId>3876</termId><termName>ELECTRONICA DIGITAL</termName><termType>PT</termType></relation><relation><relationType>BT</relationType><termId>12692</termId><termName>CIRCUITOS LOGICOS</termName><termType>PT</termType></relation></term>  </Zthes>